VHDL:name

Syntax rule

 identifier | operator_symbol | character_literal | selected_name  | (  name |  function_call ) ( expression { , ... } )  | (  name |  function_call ) ( discrete_range )  | attribute_name | external_name

Examples