Mudanças entre as edições de "DLP29007-2015-1"

De MediaWiki do Campus São José
Ir para navegação Ir para pesquisar
Linha 38: Linha 38:
  
 
* [[Arquivo:dlp29007-lecture01-complexity.pdf | Lecture 01: Complexity Mangement and the Design of Complex Digital Systems]]
 
* [[Arquivo:dlp29007-lecture01-complexity.pdf | Lecture 01: Complexity Mangement and the Design of Complex Digital Systems]]
 +
* [[Arquivo:dlp29007-lecture02-efficient_comb_circuits.pdf | Lecture 02: Efficient Design of Combinational Circuits]]
  
 
== Laboratory guides ==
 
== Laboratory guides ==

Edição das 06h09min de 12 de fevereiro de 2015

EngTel: Programmable Logic Devices II - 2015-1

  • Lecturers: Arliones Hoeller e Marcos Moecke
  • Class: 29007
  • Meetings: tuesdays at 9:40 and thursdays at 7:30 at Laboratório de Programação.
  • Extra-class hours:
    • Arliones: tuesdays from 13:30 until 15:20
    • Marcos:

Course Plan (in Portuguese)

Class Schedule

Grades

Registration T0 T1 T2 T3 T4 T5 Final

Class Material

Bibliographic References

  1. Pong P. Chu, RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability. Wiley-IEEE Press, Hoboken, 2006, Pages 1-22, ISBN 0471720925.
  2. David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, Morgan Kaufmann, Burlington, 2007, Pages 3-48, ISBN 9780123704979, http://dx.doi.org/10.1016/B978-012370497-9/50002-0.

Lecture Notes

Laboratory guides

Projects

Class log

05/02: Course presentation. Complexity Management. Overview of Complex Digital Systems Desgin.

Recommended reading

  • Chapter 1 of bibliographic references 1 AND 2.
  • Lecture notes 1.


12/02 - 26/02: Design of efficient combinational circuits

Recommended reading

  • Chapter 7 of bibliographic reference 1.
  • Lecture notes 2.