Mudanças entre as edições de "Documentação do Quartus Prime"

De MediaWiki do Campus São José
Ir para navegação Ir para pesquisar
Linha 4: Linha 4:
 
*MAX® series
 
*MAX® series
 
Para famílias mais antigas como os Cyclone, Cyclone II e Cyclone III é necessário utilizar o Quartus II (v13.1.1)
 
Para famílias mais antigas como os Cyclone, Cyclone II e Cyclone III é necessário utilizar o Quartus II (v13.1.1)
 
*[https://www.intel.com/content/www/us/en/docs/programmable/683475/19-4/introduction-to.html Intel® Quartus® Prime Standard Edition User Guide: Getting Started (html)]
 
*[[Media:ug-qps-getting-started-683475-666370.pdf | Intel® Quartus® Prime Standard Edition User Guide: Getting Started (pdf) ]][https://cdrdv2.intel.com/v1/dl/getContent/666370?fileName=ug-qps-getting-started-683475-666370.pdf]
 
  
*[https://www.intel.com/content/www/us/en/docs/programmable/683492/18-1/constraining-designs.html Intel® Quartus® Prime Standard Edition User Guide: Design Constraints (html)]
+
Para consultar a documentação da INTEL, os links para os pdfs e páginas html estão disponíveis em [https://www.intel.com/content/www/us/en/docs/programmable/683283/18-1/user-guides.html].  No entanto, em função da constante mudança de links, disponibilizamos a seguir alguns pdfs referenciados nas aulas.
*[[Media:ug-qps-design-constraints-683492-666665.pdf | Intel® Quartus® Prime Standard Edition User Guide: Design Constraints (pdf)]][https://cdrdv2.intel.com/v1/dl/getContent/666665?fileName=ug-qps-design-constraints-683492-666665.pdf]
+
 
 +
;Intel® Quartus® Prime Standard Edition User Guide - Getting Started:
 +
*[https://www.intel.com/content/www/us/en/docs/programmable/683475/19-4/introduction-to.html (html)]
 +
*[[Media:ug-qps-getting-started-683475-666370.pdf | (pdf) ]][https://cdrdv2.intel.com/v1/dl/getContent/666370?fileName=ug-qps-getting-started-683475-666370.pdf]
 +
 
 +
;Intel® Quartus® Prime Standard Edition User Guide - Design Constraints:
 +
*[https://www.intel.com/content/www/us/en/docs/programmable/683492/18-1/constraining-designs.html  (html)]
 +
*[[Media:ug-qps-design-constraints-683492-666665.pdf | (pdf)]][https://cdrdv2.intel.com/v1/dl/getContent/666665?fileName=ug-qps-design-constraints-683492-666665.pdf]
 +
 
 +
;Intel® Quartus® Prime Standard Edition User Guide -  Design Optimization:
 +
*[https://www.intel.com/content/www/us/en/docs/programmable/683230/18-1/design-optimization-overview.html (html)]
 +
*[[Media:ug-qps-design-optimization-683230-666969 | (pdf) ]] [https://cdrdv2.intel.com/v1/dl/getContent/666969?fileName=ug-qps-design-optimization-683230-666969.pdf]
 +
 
 +
;Intel® Quartus® Prime Standard Edition User Guide - Timing Analyzer:
 +
*[https://www.intel.com/content/www/us/en/docs/programmable/683283/18-1/user-guides.html (html)]
 +
*[[Media:ug-qps-timing-analyzer-683068-667035 | (pdf)]] [https://cdrdv2.intel.com/v1/dl/getContent/667035?fileName=ug-qps-timing-analyzer-683068-667035.pdf]
 +
 
 +
;Intel® Quartus® Prime Standard Edition User Guide - Power Analysis and Optimization:
 +
*[https://www.intel.com/content/www/us/en/docs/programmable/683506/18-1/power-analysis.html (html)]
 +
*[[Media:ug-qps-power-683506-666684 | (pdf)]] [https://cdrdv2.intel.com/v1/dl/getContent/666684?fileName=ug-qps-power-683506-666684.pdf]
 +
 
 +
;Intel® Quartus® Prime Standard Edition User Guide - Debug Tools:
 +
*[https://www.intel.com/content/www/us/en/docs/programmable/683552/18-1/system-debugging-tools-overview.html (html)]
 +
*[[media: ug-qps-debug-683552-667125.pdf | (pdf)]] [https://cdrdv2.intel.com/v1/dl/getContent/667125?fileName=ug-qps-debug-683552-667125.pdf]
  
 
==Download do software==
 
==Download do software==
 
*[https://www.intel.com/content/www/us/en/collections/products/fpga/software/downloads.html?product=modelsim_ae&s=Newest&f:guidetmD240C377263B4C70A4EA0E452D0182CA=%5BIntel%C2%AE%20Quartus%C2%AE%20Prime%20Design%20Software%3BIntel%C2%AE%20Quartus%C2%AE%20Prime%20Standard%20Edition%3B20.1.1%5D INTEL FPGA Software Download Center (v20.1.1)]
 
*[https://www.intel.com/content/www/us/en/collections/products/fpga/software/downloads.html?product=modelsim_ae&s=Newest&f:guidetmD240C377263B4C70A4EA0E452D0182CA=%5BIntel%C2%AE%20Quartus%C2%AE%20Prime%20Design%20Software%3BIntel%C2%AE%20Quartus%C2%AE%20Prime%20Standard%20Edition%3B20.1.1%5D INTEL FPGA Software Download Center (v20.1.1)]

Edição das 18h21min de 15 de setembro de 2022

A versão Quartus Prime 18.0 a 20.1.1 tem sua documentação disponível no site da INTEL no formato HTML e também em PDF. Essa versão dá o suporte para o desenvolvimento de dispositivos das famílias:

  • Intel® Arria® 10, Arria® V, and Arria® II
  • Intel® Cyclone® 10 LP, Cyclone IV, and Cyclone V
  • MAX® series

Para famílias mais antigas como os Cyclone, Cyclone II e Cyclone III é necessário utilizar o Quartus II (v13.1.1)

Para consultar a documentação da INTEL, os links para os pdfs e páginas html estão disponíveis em [1]. No entanto, em função da constante mudança de links, disponibilizamos a seguir alguns pdfs referenciados nas aulas.

Intel® Quartus® Prime Standard Edition User Guide - Getting Started
Intel® Quartus® Prime Standard Edition User Guide - Design Constraints
Intel® Quartus® Prime Standard Edition User Guide - Design Optimization
Intel® Quartus® Prime Standard Edition User Guide - Timing Analyzer
Intel® Quartus® Prime Standard Edition User Guide - Power Analysis and Optimization
Intel® Quartus® Prime Standard Edition User Guide - Debug Tools

Download do software