# BCD-to-Seven Segment Latch/Decoder/Driver for Liquid Crystals

The MC14543B BCD-to-seven segment latch/decoder/driver is designed for use with liquid crystal readouts, and is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit provides the functions of a 4-bit storage latch and an 8421 BCD-to-seven segment decoder and driver. The device has the capability to invert the logic levels of the output combination. The phase (Ph), blanking (BI), and latch disable (LD) inputs are used to reverse the truth table phase, blank the display, and store a BCD code, respectively. For liquid crystal (LC) readouts, a square wave is applied to the Ph input of the circuit and the electrically common backplane of the display. The outputs of the circuit are connected directly to the segments of the LC readout. For other types of readouts, such as light-emitting diode (LED), incandescent, gas discharge, and fluorescent readouts, connection diagrams are given on this data sheet.

Applications include instrument (e.g., counter, DVM etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Latch Storage of Code
- Blanking Input
- Readout Blanking on All Illegal Input Combinations
- Direct LED (Common Anode or Cathode) Driving Capability
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving 2 Low–power TTL Loads, 1 Low–power Schottky TTL Load or 2 HTL Loads Over the Rated Temperature Range
- Pin–for–Pin Replacement for CD4056A (with Pin 7 Tied to V<sub>SS</sub>).
- Chip Complexity: 207 FETs or 52 Equivalent Gates

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>) (Note 2.)

Symbol	Parameter	Value	Unit					
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V					
V <sub>in</sub>	Input Voltage Range, All Inputs	–0.5 to V <sub>DD</sub> + 0.5	V					
l <sub>in</sub>	DC Input Current per Pin	Pin ±10						
P <sub>D</sub>	Power Dissipation, per Package (Note 3.)	500	mW					
T <sub>A</sub>	Operating Temperature Range	-55 to +125	°C					
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C					
I <sub>OHmax</sub> I <sub>OLmax</sub>	Maximum Continuous Output Drive Current (Source or Sink)	10 (per Output)	mA					
P <sub>OHmax</sub> P <sub>OLmax</sub>	Maximum Continuous Output Power (Source or Sink) <sup>(4.)</sup>	70 (per Output)	mW					

2. Maximum Ratings are those values beyond which damage to the device may occur.


3. Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C 4.  $P_{OHmax} = I_{OH} (V_{OH} - V_{DD})$  and  $P_{OLmax} = I_{OL} (V_{OL} - V_{SS})$ 



# **ON Semiconductor**

http://onsemi.com



Device	Package	Shipping
MC14543BCP	PDIP-16	2000/Box
MC14543BD	SOIC-16	48/Rail
MC14543BDR2	SOIC-16	2500/Tape & Reel
MC14543BF	SOEIAJ-16	See Note 1.
MC14543BFEL	SOEIAJ-16	See Note 1.

ORDERING INFORMATION

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS} \mbox{ or } V_{DD}).$  Unused outputs must be left open.

#### **PIN ASSIGNMENT**

LD [	1●	16	
СЦ	2	15	] f
в[	3	14	□g
DD	4	13	] e
ΑC	5	12	Dq
рн [	6	11	] c
ві [	7	10	Пρ
v <sub>ss</sub> [	8	9	Da

#### **TRUTH TABLE**

Inputs								0	utp	uts				
LD	ы	Ph*	D	С	в	Α	а	b	с	d	е	f	g	Display
Х	1	0	Х	Х	Х	Х	0	0	0	0	0	0	0	Blank
1	0	0	0	0	0	0	1	1	1	1	1	1	0	0
1	0	0	0	0	0	1	0	1	1	0	0	0	0	1
1	0	0	0	0	1	0	1	1	0	1	1	0	1	2
1	0	0	0	0	1	1	1	1	1	1	0	0	1	3
1	0	0	0	1	0	0	0	1	1	0	0	1	1	4
1	0	0	0	1	0	1	1	0	1	1	0	1	1	5
1	0	0	0	1	1	0	1	0	1	1	1	1	1	6
1	0	0	0	1	1	1	1	1	1	0	0	0	0	7
1	0	0	1	0	0	0	1	1	1	1	1	1	1	8
1	0	0	1	0	0	1	1	1	1	1	0	1	1	9
1	0	0	1	0	1	0	0	0	0	0	0	0	0	Blank
1	0	0	1	0	1	1	0	0	0	0	0	0	0	Blank
1	0	0	1	1	0	0	0	0	0	0	0	0	0	Blank
1	0	0	1	1	0	1	0	0	0	0	0	0	0	Blank
1	0	0	1	1	1	0	0	0	0	0	0	0	0	Blank
1	0	0	1	1	1	1	0	0	0	0	0	0	0	Blank
0	0	0	Х	Х	Х	Х	**				**			
+	†	†		†			Inverse of Output Combinations Above					Display as above		

X = Don't care

† = Above Combinations

 \* = For liquid crystal readouts, apply a square wave to Ph For common cathode LED readouts, select Ph = 0 For common anode LED readouts, select Ph = 1

\*\* = Depends upon the BCD code previously applied when LD = 1

#### ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic			V <sub>DD</sub> – 55°C			25°C			125°C		
		Symbol	Vdc	Min	Max	Min	Тур <sup>(5.)</sup>	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V <sub>IL</sub>	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
$\begin{array}{l} (V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc}) \\ (V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc}) \\ (V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc}) \end{array}$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 0.5 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	Source	I <sub>ОН</sub>	5.0 5.0 10 10 15	- 3.0 - 0.64  - 1.6 - 4.2		- 2.4 - 0.51  - 1.3 - 3.4	- 4.2 - 0.88 - 10.1 - 2.25 - 8.8		- 1.7 - 0.36  - 0.9 - 2.4		mAdc
	Sink	I <sub>OL</sub>	5.0 10 10 15	0.64 1.6 — 4.2	 	0.51 1.3 — 3.4	0.88 2.25 10.1 8.8	 	0.36 0.9  2.4		mAdc
Input Current		l <sub>in</sub>	15	—	±0.1	_	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance		C <sub>in</sub>		_	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package) $V_{in} = 0$ $I_{out} = 0 \mu A$	or V <sub>DD</sub> ,	I <sub>DD</sub>	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current <sup>(6.)</sup> (7.) (Dynamic plus Quiescent, Per Package) ( $C_L = 50 \text{ pF}$ on all outputs, all buffers switching)		Ι <sub>Τ</sub>	5.0 10 15			I <sub>T</sub> = (3	1.6 μΑ/kHz) f 3.1 μΑ/kHz) f 4.7 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc

5. Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level =  $1.0 \text{ V} \text{ min } @ \text{ V}_{\text{DD}} = 5.0 \text{ V}$ 2.0 V min @  $\text{V}_{\text{DD}} = 10 \text{ V}$ 2.5 V min @  $\text{V}_{\text{DD}} = 15 \text{ V}$ 

6. To calculate total supply current at loads other than 50 pF:


 $I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) \text{ V}_{DD}f$ 

where: I<sub>T</sub> is in  $\mu$ A (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in V, and f in kHz is input frequency. 7. The formulas given are for the typical characteristics only at 25°C.

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_L + 10 \text{ ns}$	ţтгн	5.0 10 15		100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	t <sub>THL</sub>	5.0 10 15		100 50 40	200 100 80	ns
Turn–Off Delay Time $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 520 \text{ ns}$ $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 217 \text{ ns}$ $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 160 \text{ ns}$	tPLH	5.0 10 15		605 250 185	1210 500 370	ns
Turn–On Delay Time $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 420 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 172 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 130 \text{ ns}$	t <sub>PHL</sub>	5.0 10 15		505 205 155	1650 660 495	ns
Setup Time	t <sub>su</sub>	5.0 10 15	350 450 500			ns
Hold Time	th	5.0 10 15	40 30 20			ns
Latch Disable Pulse Width (Strobing Data)	twh	5.0 10 15	250 100 80	125 50 40		ns

# SWITCHING CHARACTERISTICS (8.) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ )

8. The formulas given are for the typical characteristics only.



## LOGIC DIAGRAM




Figure 1. Typical Output Source Characteristics






Figure 2. Typical Output Sink Characteristics

(a) Inputs D, Ph, and BI low, and Inputs A, B, and LD high.



(b) Inputs D, Ph, and BI low, and Inputs A and B high.



(c) Data DCBA strobed into latches




Figure 4. Dynamic Signal Waveforms

Inputs BI and Ph low, and Inputs D and LD high. f in respect to a system clock.

All outputs connected to respective CL loads.






Figure 3. Dynamic Power Dissipation Signal Waveforms

### CONNECTIONS TO VARIOUS DISPLAY READOUTS


#### LIQUID CRYSTAL (LC) READOUT






#### LIGHT EMITTING DIODE (LED) READOUT








NOTE: Bipolar transistors may be added for gain (for V\_DD  $\,\leq\,$  10 V or I\_out  $\geq$  10 mA).

#### **CONNECTIONS TO SEGMENTS**




V<sub>DD</sub> = PIN 16 V<sub>SS</sub> = PIN 8



#### **INCANDESCENT READOUT**

#### PACKAGE DIMENSIONS



NOTES:

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.145 0.175		4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27	BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

SOIC-16 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J** -A-Г A П H 16 ç -B-P 8 PL 🕀 0.25 (0.010) 🕅 B 🕥 Н F н → G <del><</del> F Κ R x 45° ¥ С -T- SEATING PLANE **D** 16 PL ⊕ 0.25 (0.010) M T B S A S


NOTES:

NOTES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT

IN EXCESS OF THE D DIMENSION	ΑŤ
MAXIMUM MATERIAL CONDITION	

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Ρ	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

#### PACKAGE DIMENSIONS



NOTES

DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982

CONTROLLING DIMENSION: MILLIMETER. 2 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. . TERMINAL NUMBERS ARE SHOWN FOR

4. TEHMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

MILLIN	IETERS	INC	HES	
MIN	MAX	MIN	MAX	
	2.05		0.081	
0.05	0.20	0.002	0.008	
0.35	0.50	0.014	0.020	
0.18	0.27	0.007	0.011	
9.90	10.50	0.390	0.413	
5.10	5.45	0.201	0.215	
1.27	BSC	0.050 BSC		
7.40	8.20	0.291	0.323	
0.50	0.85	0.020	0.033	
1.10	1.50	0.043	0.059	
0 °	10 °	0 °	10 °	
0.70	0.90	0.028	0.035	
	0.78		0.031	
	MIN       0.05       0.35       0.18       9.90       5.10       1.27       7.40       0.50       1.10       0 °       0.70	2.05       0.05     0.20       0.35     0.50       0.18     0.27       9.90     10.50       5.10     5.45       1.27 BSC     7.40       7.40     8.20       0.50     0.85       1.10     1.50       0.0     10.0       0.70     0.90	MIN     MAX     MIN        2.05        0.05     0.20     0.002       0.35     0.50     0.014       0.18     0.27     0.007       9.90     10.50     0.390       5.10     5.45     0.201       1.27 BSC     0.056       7.40     8.20     0.291       0.50     0.85     0.020       1.10     1.50     0.45       0.50     0.85     0.020       1.10     1.50     0.43	

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

- German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) French
- Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
- Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781 \*Available from Germany, France, Italy, UK

#### **CENTRAL/SOUTH AMERICA:**

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.