
- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off
 Time
- Arithmetic Operating Modes: Addition Subtraction Shift Operand A One Position Magnitude Comparison Plus Twelve Other Arithmetic Operations
- Logic Function Modes: Exclusive-OR Comparator AND, NAND, OR, NOR Plus Ten Other Logic Operations

SN54LS181	, SN54S181	•	J	OR V	V P	ACKAGE
SN74LS181,	SN74S181	• •	. D\	N OR	N	PACKAGE

	(TOP)	VIEW)	
B0 Ã0	d T	724	⊻cc
A0	2	23	Ā1
S3	[]3	22	B 1
S2	[]₄	21	Ā1 B1 A2 B2 A3 B3 G
S1	[]₅	20	B 2
S0	[6	19	Ā3
Cn	ים	18	83
M	Дв	17	G
M F0 F1 F2	[]9	16	Cn+4 P
F1	[]10	15	P
F2	יים	14	A = B
GND	<u>[</u> 12	13	F3

SN54LS181, SN54S181 . . . FK PACKAGE



NC - No internal connection

TYPICAL ADDITION TIMES

NUMBER	ADDITI	ON TIMES	PA	CKAGE COUNT	CARRY METHOD
OF BITS	USING 'LS181 AND 'S182	USING 'S181 AND 'S182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	BETWEEN ALUs
1 to 4	24 ns	11 ns	1		NONE
5 to 8	40 ns	18 ns	2		RIPPLE
9 to 16	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

description

The 'LS181 and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54S182 or SN74S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'S182 circuits with these ALUs to provide multi-level full carry look-ahead is illustrated under typical applications data for the 'S182.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

description (continued)

The 'LS181 and 'S181 will accommodate active-high data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ā ₀	Bo	Ā1	B ₁	Ā2	B ₂	Ā3	B ₃	Ē٥	F ₁	F ₂	F3	Cn	C _{n+4}	P	Ğ
Active-high data (Table 2)	A ₀	BO	A ₁	B1	A ₂	B ₂	A ₃	B3	FO	F ₁	F2	F3	Ē'n	Cn+4	Х	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'LS181 or 'S181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with $C_n = H$ when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (Cn + 4) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT Cn	OUTPUT C _{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
н	н	A≥B	A < B
н	L	A < 8	A > B
L	н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55 °C to 125°C; Series 74LS and 74S devices are characterized for operation from 0°C to 70°C.

signal designations

In both Figures 1 and 2, the polarity indicators (\square) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 and 'S181, together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.



SN54LS181, SN54S181 SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

'S182 'LS181 OR 'S181 CPG ALU C_n (1) S0<u>(6)</u> S1<u>(5)</u> CI 0 PO (3) (15) P (0...15) CP CP0 \$2⁽⁴⁾ $M \frac{0}{31}$ (17) G G0 (2) CGO (0...15) CG \$3⁽³⁾ (14) A = B P1 (5) 6(P=Q) CP1 <u>G</u>1 (4) $(16) C_{n+4}$ M(8) Cn(7) CG1 4 (0...15) CO P2 (8) (6) Cn + 8 CI CP1 CO1 G2(7) CG2 P3(10) $\overline{A0}\frac{(2)}{\overline{B0}}$ (11) Cn+16 (9) F0 Ρ CP3 1 CO3 [1] <u>G</u>3⁽⁹⁾ Q $\overline{\overline{A}1}\frac{(23)}{(22)}$ $\overline{B1}\frac{(23)}{(22)}$ CG3 $(17) C_{n+24}$ P4(14) Ρ (10) F1 [2] CP4 CO5 $\overline{G4}^{(13)}$ Ā2(21) Q CG4 B2(20) Ρ (11) F2 P5(16) (22) Cn + 32 [4] CP5 C07 Q A3(19) G5(15) (13) F3 Ρ CG5 B3(18) P6(19) [8] Q CP6 <u>G</u>6⁽¹⁸⁾ CG6 P7 (21) CP7 G7⁽²⁰⁾ CG7

logic symbols[†] and signal designations (active-low data)

[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

FIGURE 1 (USE WITH TABLE 1)


т	۰Δ	R	t.	F	1
	~	2	-	-	

					ACTIVE-LOW DA	ТА
	SELE	CTION		M = H	M = L; ARITHM	ETIC OPERATIONS
				LOGIC	Cn = L	Cn = H
S3	S2	S1	S0	FUNCTIONS	(no carry)	(with carry)
L	L	L	L	F=A	F = A MINUS 1	F = A
L	L	L	н	F = AB	F = AB MINUS 1	F = AB
ι L	L	н	L	F = A + B	$F = A\overline{B}$ MINUS 1	F = AB
L L	L	н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	$F = \overline{A + B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	L	н	F = B	$F = AB PLUS (A + \overline{B})$	$F = AB PLUS (A + \overline{B}) PLUS 1$
L	н	н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F=B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
Н	L	н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
Н	н	L	L	F=0	$F = A PLUS A^{\ddagger}$	F = A PLUS A PLUS 1
н	н	L	н	F ≕ AB	F = AB PLUS A	F = AB PLUS A PLUS 1
Н	н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	н	F=A	F = A	F = A PLUS 1

[‡]Each bit is shifted to the next more significant position.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988



logic symbols[†] and signal designations (active-high data)

[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

FIGURE 2 (USE WITH TABLE 2)


TABLE 2

		07101			ACTIVE-HIGH DA	ТА
	SELE	CTION		M = H	M = L; ARITHM	ETIC OPERATIONS
S 3	S2	S1	S0	LOGIC	<mark>¯C</mark> n = H (no carry)	<mark>¯C</mark> n ≕ L (with carry)
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1
L	L	L	н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	н	L	F = AB	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
L	L	н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	н	L	н	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
L	н	н	L	F = A 🕀 B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	F = AB	F = AB MINUS 1	$F = \overline{AB}$
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	F = A 🕀 B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	F = (A + B) PLUS AB	$F = (A + \overline{B}) PLUS AB PLUS 1$
н	L	н	н	F = AB	F = AB MINUS 1	F = AB
н	н	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1
н	н	L	н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$
н	н	н	н	F=A	F = A MINUS 1	F = A

[†] Each bit is shifted to the next more significant position.



logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over reco	on	nm	en	nde	ed	ор	er	ati	ing	j fi	ree)-a	ir :	ter	np	er	at	ur	e r	ar	Ige	e (1	un	le	S S	ot	he	rw	ise	n	oted)	
Supply voltage, V _{CC} (see Note 1)						•											•											•			7 V	
Input voltage														•	•												•	•			5.5 V	
Interemitter voltage (see Note 2)																																
Operating free-air temperature range																																
																															70°C	
Storage temperature range	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		-6	۶°	C t	o 1	150°C	

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each \vec{B} input in conjunction with inputs S0 or S3.

recommended operating conditions

	SI	V54LS1	81	SM	174LS1	81	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-400			-400	μA
Low-level output current, IOL			4			8	mA
Operating free-air temperature, T _A	-55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADA	METER	TEC	T CONDITIONS	.t	SI	154LS1	81	S	N74LS1	81	
	FANAI	VIETER	153	CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level in	nput voltage				2			2			V
VIL	Low-level in	put voltage						0.7			0.8	V
VIK	Input clamp	voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
Vон		utput voltage, except A = B	V _{CC} = MIN, V _{IL} = V _{IL} max,			2.5	3.4		2.7	3.4		v
юн		utput current,	$V_{CC} = MIN,$ $V_{1L} = V_{1L} max,$	V _{IH} = 2 V,	·			100			100	μA
			VIL VIL Max,	VOH 0.5 V	IOL = 4 mA		0.25	0.4		0.25	0.4	-
VOL	Low-level output	All outputs	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 8 mA					0.35	0.5	v
•OL	voltage	Output G	VIL = VIL max		I _{OL} = 16 mA		0.47	0.7		0.47	0.7	v
	vortage	Output P			IOL = 8 mA		0.35	0.6		0.35	0.5	
	Input	Mode input						0.1			0.1	
ų.	current at	Any A or B input	V _{CC} = MAX,	V. = 5 5 V				0.3			0.3	
1	max. input	Any S input		v] = 5.5 v				0.4			0.4	mA
	voltage	Carry input						0.5			0.5	
	High-level	Mode input						20			20	
цн	input	Any \overline{A} or \overline{B} input	V _{CC} = MAX,	$V_1 = 2.7 V$				60			60	μA
.111	current	Any S input		• [- 2.7 •				80			80	μA
	burrent	Carry input						100			100	
	Low-level	Mode input						-0.4			-0.4	
hε	input	Any A or B input	V _{CC} = MAX,	$V_{1} = 0.4 V$				-1.2			-1.2	mA
.16	current	Any S input		1 0.4 1				-1.6			-1.6	
		Carry input						-2			-2	1
los		t output current, except A = B §	V _{CC} = MAX			-6		40	-5		-42	mA
Icc	Supply curre	ent	V _{CC} = MAX,	See Note 3	Condition A		20	32		20	34	mA
					Condition B		21	35		21	37	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§Not more than one output should be shorted at a time.

NOTE 3: With outputs open, I_{CC} is measured for the following conditions:

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



SN54LS181, SN54S181 SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	мах	UNIT
^t PLH	C				18	27	ns
^t PHL	Cn	C _{n+4}			13	20	113
^t PLH	Any A or B	<u> </u>	M = 0 V, S0 = S3 = 4.5 V,		25	38	ns
^t PHL	ANYAOIB	C _{n+4}	S1 = S2 = 0 V (SUM mode)		25	38	113
^t PLH	Any Ā or B	0	M = 0 V, S0 = S3 = 0 V		27	41	ns
^t PHL	Ally A or B	C _{n+4}	S1 = S2 = 4.5 V (DIFF mode)		27	41	113
^t PLH	6	Any 🖡	M = 0 V		17	26	ns
^t PHL	C _n		(SUM or DIFF mode)		13	20	
^t PLH	Any A or B	Ĝ	M = 0 V, S0 = S3 = 4.5 V,		19	29	ns
^t PHL	Any A or B	6	S1 = S2 = 0 V (SUM mode)		15	23	
^t PLH	Any A or B	Ğ	M = 0 V, S0 = S3 = 0 V,		21	32	ns
^t PHL	Any A or B	G	S1 = S2 = 4.5 V (DIFF mode)		21	32	113
^t PLH	Any A or B	व	M = 0 V, S0 = S3 = 4.5 V,		20	30	ns
^t PHL			S1 = S2 = 0 V, (SUM mode)		20	30	113
tPLH	Any Ā or B	Ē	M = 0 V, S0 = S3 = 0 V,		20	30	
tPHL	Any A or B	P	S1 = S2 = 4.5 V (DIFF mode)		22	33	ាទ
^t PLH	Ā _i or Ē _i	Fi	M = 0 V, S0 = S3 = 4.5 V,		21	32	ns
^t PHL		^r i	S1 = S2 = 0 V (SUM mode)		13	20	113
^t PLH	Ā; or B;	Fi	M = 0 V, S0 = S3 = 0 V,		21	32	ns
^t PHL			S1 = S2 = 4.5 V (DIFF mode)		21	32] '''
^t PLH	Ā; or B;	Fi	M = 4.5 V (logic mode)		22	33	ns
^t PHL					26	38	
^t PLH	Any Ā or B	A = B	M = 0 V, S0 = S3 = 0 V,		33	50	ns
tPHL		- D	S1 = S2 = 4.5 V (DIFF mode)		41	62	


switching characteristics, V_{CC} = 5 V, T_A = 25°C, (C_L = 15 pF, R_L = 2 k Ω , see note 4)

[†]tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

schematics of inputs and outputs





SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note	1)															•		. 7	V
Input voltage															•	•		. 5.5	V
Interemitter voltage (see Note 2	9																	. 5.5	V
Operating free-air temperature:	SN54S181											•				5!	5°C 1	to 125`	С
	SN74S181																0°C	; to 70	C
Storage temperature range .				•			•	•	•	•	•		·	•		-6	5°C 1	to 150	°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each \overline{B} input in conjunction with inputs S0 or S3.

recommended operating conditions

	S	SN54S181 MIN NOM MAX I				SN74S181			
	MIN					MAX	UNIT		
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, IOH (All outputs except A = B)			-1			-1	mA		
Low-level output current, IOI			20			20	mΑ		
Operating free-air temperature, TA	-55		125	0		70	°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				TEST CONDITIONS [†]		S	SN54S18	1	5	UNIT		
	PARAN	IETER	TE	ST CONDITIONS	1	MIN	TYP‡	MAX	MIN	түр‡	MAX	UNIT
VIH	High-level in	put voltage				2			2			V
VIL	Low-level in							0.8			0.8	V
VIK	Input clamp		V _{CC} = MIN,	l _l = -18 mA				-1.2			-1.2	V
	High-level o	utput voltage,	$V_{CC} = MIN,$	V _{IH} = 2 V,								v
Vон	•	except A = B	V _{1L} = 0.8 V,	I _{OH} = -1 mA		2.5	3.4		2.7	3.4		
		utput current,	V _{CC} = MIN,	V _{IH} = 2 V,				050			250	μА
юн	A = B outpu							250			250	μΑ
			$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OL} = 20 mA$				0.5			0.5	V	
VOL	Low-level of	utput voltage					0.5			0.5	Ľ	
lj –	Input currer	nt at nput voltage	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
	maximum	Mode input						50	<u> </u>		50	
	High-level	Any Ā or B input	1					150			150	1.
ЧН	input	Any S input	V _{CC} = MAX,	V ₁ = 2.5 V				200			200	μA
	current	Carry input	1					250	<u> </u>		250	1
	. <u> </u>	Mode input			· · · · · · · · · · · · · · · · · · ·			-2			-2	
	Low-level	Any A or B input	-					-6			-6	1 .
11	input	Any S input	V _{CC} = MAX,	V _I = 0.5 V				-8	1		-8	mA
	current	Carry input	1					-10			-10	1
los		t output current, except A = B §	V _{CC} = MAX			-40		-100	-40		100	mA
lcc	Supply curi	rent	V _{CC} = MAX, See Note 3	T _A = 125°C,	W package only			195				mA
	ICC Supply current		V _{CC} = MAX,	See Note 3	All packages		120	220	1	120	220	1

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§Not more than one output should be shorted at a time.

NOTE 3: I_{CC} is measured for the following conditions (the typical and maximum values apply to both):

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. S0 through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.



SDLS136 – DECEMBER 1972 – REVISED MARCH 1988


PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	-	0			7	10.5	ns
tPHL	C _n	C _{n+4}			7	10.5] "
tPLH			M = 0 V, S0 = S3 = 4.5 V,		12.5	18.5	ns
^t PHL	Any Ā or B	C _{n+4}	S1 = S2 = 0 V (SUM mode)		12.5	18.5	
tPLH		0	M = 0 V, S0 = S3 = 0 V,		15.5	23	ns
tPHL	Any Ā or B	C _{n+4}	S1 = S2 = 4.5 V (DIFF mode)		15.5	23	
tPLH		Any F	M = 0 V		7	12	ns
tPHL	C _n	Anyr	(SUM or DIFF mode)		7	12	115
^t PLH	4 7 7	G	M = 0 V, S0 = S3 = 4.5 V,		8	12	ns
tPHL	Any Ā or B	G	S1 = S2 = 0 V (SUM mode)		7.5	12	<u> </u>
^t PLH		G	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
tPHL	Any Ā or B	G	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	113
^t PLH		P	M = 0 V, S0 = S3 = 4.5 V,		7.5	12	ns
^t PHL	Any à or B	r l	S1 = S2 = 0 V (SUM mode)		7.5	12]
^t PLH		ন্দ	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
tPHL	Any Ā or B	P	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	
tPLH			M = 0 V, S0 = S3 = 4.5 V,		11	16.5	ns
tPHL	- Ā _i or B _i	Fi	S1 = S2 = 0 V (SUM mode)		11	16.5	
tPLH		_	M = 0 V, S0 = S3 = 0 V,		14	20	
tPHL	$\overline{A_i}$ or $\overline{B_i}$	Fi	S1 = S2 = 4.5 V (DIFF mode)		14	22	- ns
tPLH		_			14	20	
tPHL	- Ā _i or B _i	F _i	M = 4.5 V (logic mode)		14	22	_ ''s
tPLH			M = 0 V, S0 = S3 = 0 V,		15	23	
^t PHL	Any Ā or B	A = B	S1 = S2 = 4.5 V (DIFF mode)		20	30	_ ns

 † tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

schematics of inputs and outputs





SN54LS181, SN54S181 SN74LS181, SN74S181 **ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS** SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION SUM MODE TEST TABLE

	INPUT		I INPUT E BIT	OTHER DA	TA INPUTS		OUTPUT	
PARAMETER	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)	
^t PLH ^t PHL	Āi	B i	None	Remaining A and B	Cn	Fi	In-Phase	
tPLH tPHL	Bi	Āi	None	Remaining A and B	Cn	Fi	In-Phase	
tPLH tPHL	Āi	Bi	None	None	Remaining Ā and Ē, C _n	P	In-Phase	
	Bi	Āi	None	None	Remaining Ā and Ē, C _n	ą	in-Phase	
	Āj	None	Bi	Remaining B	Remaining Ā, C _n	G	in-Phase	
tPLH tPHL	Bi	None	Āi	Remaining B	Remaining Ã, C _n	G	In-Phase	
	Cn	None	None	A11 Ā	AII B	Any F or C _{n+4}	In-Phase	
^t РLН ^t РНL	Āi	None	B _i	Remaining B	Remaining Ã, C _n	C _{n+4}	Out-of-Phase	
	Bi	None	Āi	Remaining B	Remaining Ā, C _n	Cn+4	Out-of-Phase	

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

DIFF MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

tPHL A, B, Cn Receiving						•			
APPLY TESTAPPLY 4.5 VAPPLY GNDAPPLY 4.5 VAPPLY GNDAPPLY GNDAPPLY GNDAPPLY GNDAPPLY GNDAPPLY GNDTEST(See Note 4) $IPLH$ \overline{A}_i None \overline{B}_i \overline{A}_i Remaining \overline{A} Remaining \overline{B}, C_n \overline{F}_i In-Phase $IPLH$ \overline{B}_i \overline{A}_i None \overline{B}_i Remaining \overline{A} $\overline{B}_i C_n$ \overline{F}_i Out-of-Phase $IPLH$ \overline{B}_i \overline{A}_i None \overline{B}_i NoneRemaining \overline{A} and \overline{B}, C_n \overline{P} In-Phase $IPLH$ \overline{B}_i \overline{A}_i None \overline{B}_i NoneRemaining \overline{A} and \overline{B}, C_n \overline{P} Out-of-Phase $IPLH$ \overline{B}_i \overline{A}_i NoneNoneRemaining \overline{A} and \overline{B}, C_n \overline{P} Out-of-Phase $IPLH$ \overline{B}_i \overline{A}_i NoneNoneRemaining \overline{A} and \overline{B}, C_n \overline{G} Out-of-Phase $IPHL$ \overline{A}_i \overline{B}_i None \overline{A}_i Remaining \overline{A} and \overline{B}, C_n \overline{G} Out-of-Phase $IPHL$ \overline{A}_i \overline{A}_i None \overline{A}_i Remaining \overline{A} and \overline{B}, C_n \overline{G} Out-of-Phase $IPHL$ \overline{A}_i None \overline{A}_i Remaining \overline{A} and \overline{B}, C_n $\overline{A} = B$ In-Phase $IPHL$ \overline{A}_i None \overline{A}_i Remaining \overline{A} and \overline{B} $\overline{A} = B$ Out-of Phase $IPHL$ \overline{A}_i \overline{A}_i None \overline{A}_i					OTHER DA				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PARAMETER		APPLY	APPLY	APPLY	APPLY			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		TEST	4.5 V	GND	4.5 V	GND	1531	(266 14016 4)	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	^t PLH	7.	None	<u>.</u>		-	Ē	In-Phase	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	tPHL		None	51	Ā	B, C _n			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	tPLH		<u></u> .	None			Ē.	Out-of-Phase	
VPLH tPHLAiNoneBi ANoneA and B. CnPIn-PhaseIPLH IPLHBiAiNoneNoneRemaining A and B. CnPOut-of-PhaseIPLH IPLHBiAiNoneNoneRemaining A and B. CnPOut-of-PhaseIPLH IPLHAiBiNoneNoneRemaining A and B. CnGIn-PhaseIPLH IPHLAiBiNoneAiNoneRemaining A and B. CnGOut-of-PhaseIPLH IPHLAiNoneAiNoneRemaining B. CnGOut-of-PhaseIPLH IPHLAiNoneBi AA B. CnA BIn-PhaseIPLH IPHLAiNoneNoneRemaining B. CnA BOut-of-PhaseIPLH IPHLAiAiNoneRemaining A B. CnA BOut-of PhaseIPLH IPHLCnNoneNoneAiii A and BNoneCn+4 Gr any FIn-PhaseIPLH IPLHAiBiNoneNoneRemaining A B. CnA BOut-of PhaseIPLH IPHLCnNoneNoneAiii A and BNoneCn+4 Gr any FIn-PhaseIPLH IPLHAiBiNoneNoneRemaining A B. CnCn+4 Gr any FIn-Phase	^t ₽HL			INONE	Ā	B, C _n	.,		
tPHLHighHomeOrHomeA and B, CntPLH \overline{B}_i \overline{A}_i NoneNoneRemaining \overline{A} and B, Cn \overline{P} Out-of-PhasetPLH \overline{A}_i \overline{B}_i NoneNoneRemaining \overline{A} and B, Cn \overline{G} In-PhasetPLH \overline{A}_i \overline{B}_i None \overline{A}_i Remaining \overline{A} and B, Cn \overline{G} In-PhasetPLH \overline{A}_i None \overline{A}_i NoneRemaining \overline{A} and B, Cn \overline{G} Out-of-PhasetPLH \overline{A}_i None \overline{B}_i Remaining \overline{A} and \overline{B} , Cn $\overline{A} = B$ In-PhasetPLH \overline{A}_i None \overline{B}_i \overline{A} \overline{B}_i $\overline{A} = B$ In-PhasetPLH \overline{A}_i None \overline{B}_i \overline{A} \overline{B}_i $\overline{A} = B$ Out-of-PhasetPLH \overline{B}_i \overline{A}_i NoneRemaining \overline{A} \overline{B}_i $\overline{A} = B$ Out-of PhasetPLH \overline{B}_i \overline{A}_i None \overline{A} \overline{B}_i $\overline{A} = B$ Out-of PhasetPLH \overline{B}_i \overline{A}_i None \overline{A} \overline{B}_i $\overline{C}_n + 4$ In-PhasetPLH \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{A} $\overline{C}_n + 4$ In-PhasetPLH \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{A} $\overline{C}_n + 4$ Out-of-PhasetPLH \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{A} $\overline{C}_n + 4$ Out-of-Phase<	^t PLH	<u>Ā</u> .	None	.	None	-	P	In-Phase	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1PHL		None		None	A and B, C _n			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	^t PLH	5.	ā.	None	None		ā	Out-of-Phase	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	^t PHL	Pi		NONE	None	A and B, Cn		001077800	
tPHLHiHiHoneAAABOut-of-PhasetPLH \overline{B}_i None \overline{A}_i None \overline{A} and \overline{B} , C_n \overline{G} Out-of-PhasetPLH \overline{A}_i None \overline{B}_i \overline{A} Remaining \overline{A} \overline{B} , C_n $\overline{A} = B$ In-PhasetPLH \overline{A}_i None \overline{B}_i \overline{A} \overline{B} , C_n $A = B$ In-PhasetPLH \overline{B}_i \overline{A}_i NoneRemaining \overline{A} \overline{B} , C_n $A = B$ Out-of PhasetPLH \overline{B}_i \overline{A}_i None \overline{A} \overline{B} , C_n $A = B$ Out-of PhasetPLH C_n NoneNone \overline{A} \overline{B} , C_n $A = B$ In-PhasetPLH \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{B} , C_n $A = B$ Out-of PhasetPLH \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{B} C_{n+4} Out-of-PhasetPHL \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{B} C_{n+4} Out-of-PhasetPHL \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{A} \overline{C}_{n+4} Out-of-PhasetPHL \overline{A}_i \overline{B}_i NoneNone \overline{A} \overline{B} \overline{C}_{n+4} Out-of-Phase	^t PLH	<u>.</u>	<u>.</u>	None	None		อ	in-Phase	
Image: termBi iNoneAi iNoneAi iNoneAi and \overline{B} , C_n GOut-of-PhaseIPLH \overline{A}_i None \overline{B}_i Remaining \overline{A} Remaining \overline{B} , C_n A = BIn-PhaseIPLH \overline{B}_i \overline{A}_i NoneRemaining \overline{A} Remaining \overline{B} , C_n A = BOut-of PhaseIPLH \overline{B}_i \overline{A}_i NoneRemaining \overline{A} Remaining \overline{B} , C_n A = BOut-of PhaseIPLH \overline{C}_n NoneNoneAll \overline{A} and \overline{B} None \overline{C}_{n+4} or any \overline{F} In-PhaseIPLH \overline{A}_i \overline{B}_i NoneNoneRemaining $\overline{A}, \overline{B}, C_n$ C_{n+4}Out-of-PhaseIPLH \overline{A}_i \overline{B}_i NoneNoneRemaining $\overline{A}, \overline{B}, C_n$ C_{n+4}Out-of-PhaseIPHL \overline{A}_i \overline{B}_i NoneNoneRemaining $\overline{A}, \overline{B}, C_n$ C_{n+4}Out-of-Phase	^t PHL			None			, C		
tPHL A A and B, Cn tPLH \overline{A}_i None \overline{B}_i Remaining Remaining A = B In-Phase tPHL \overline{A}_i None \overline{B}_i \overline{A} \overline{B}_i \overline{B}_i \overline{A} \overline{B}_i \overline{B}_i \overline{A} \overline{B}_i \overline{B}_i \overline{A} \overline{A} \overline{B}_i \overline{A}	^t PLH	B .	None	Δ.	None	-	ត	Out-of-Phase	
ip HL Ai None Bi \overline{A} \overline{B} , C_n $A = B$ In-Phase ip HL \overline{B}_i \overline{A}_i None $\overline{Remaining}$ $\overline{C_{n+4}}$ $\overline{Out-of-Phase}$ ip HL \overline{A}_i \overline{B}_i None None $\overline{Remaining}$ $\overline{C_{n+4}}$ $\overline{Out-of-Phase}$ ip HL \overline{A}_i \overline{B}_i None None $\overline{Remaining}$ $\overline{C_{n+4}}$ $\overline{Out-of-Phase}$	^t PHL					A and B, Cn			
tPHL A B, Cn tPLH \overline{B}_i \overline{A}_i None Remaining Remaining \overline{B}_i $\overline{A} = B$ Out-of Phase tPHL \overline{C}_n None \overline{A} \overline{B}_i \overline{N}_i \overline{A} \overline{B}_i \overline{A} \overline{A}_i $$	^t PLH	7.	None	B .	-	-	A = B	In-Phase	
Image: second secon	^t PHL	1 1	Roma		Ā	B, Cn			
tPHL Di Ai B, Cn tPLH Cn None None All tPHL Cn None None All tPLH \overline{A}_i \overline{B}_i None All tPLH \overline{A}_i \overline{B}_i None \overline{A}_i \overline{B}_i In-Phase tPLH \overline{A}_i \overline{B}_i None None \overline{A}_i \overline{B}_i Out-of-Phase tPHL \overline{A}_i \overline{B}_i \overline{A}_i \overline{B}_i \overline{A}_i \overline{A}_i \overline{C}_{n+4} $\overline{Out-of-Phase}$	1PLH	<u>.</u>	<u>.</u>	None	l ~	-	A = B	Out-of Phase	
IPLIN Cn None None A and B None Cn + 4 or any F In-Phase IPLH Ai Bi None None Remaining A, B, Cn Cn + 4 Out-of-Phase	^t PHL		^	None	Ā	B, Cn			
tPHL On Hone Ā and 6 or any F tPLH Ā B None None Remaining Ā, B, Cn Cn+4 Out-of-Phase tPHL F F F F F F F	^t PLH	C.	None	None		None	Cn+4	In-Phase	
tPHL Ai Bi None None Ā, B, Cn Cn+4 Out-of-Phase	^t PHL			1 vone	A and B		or any F		
tPHL A, B, Cn Bampining	tPLH	Ā	B.	None	None	-	Cn+4	Out-of-Phase	
tpi H = Remaining	^t PHL				1		-1174		
	^t PLH	Ēį	None	Āi	None		Cn+4	In -Phase	
	^t PHL] -'				Ā, Ē, C _n			

LOGIC MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER			E BIT	OTHER D	ATA INPUTS		OUTPUT WAVEFORM
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)
^t PLH ^t PHL	Āi	Bi	None	None	Remaining Ā and B, C _n	Ē,	Out-of-Phase
^t РLН ^t PHL	Ēi	Āi	None	None	Remaining Ā and B, C _n	Fi	Out-of-Phase

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
JM38510/07801BJA	ACTIVE	CDIP	J	24	1	TBD	Call TI	Level-NC-NC-NC
SN54LS181J	ACTIVE	CDIP	J	24	1	TBD	Call TI	Level-NC-NC-NC
SN54S181J	ACTIVE	CDIP	J	24	1	TBD	Call TI	Level-NC-NC-NC
SN74LS181N	ACTIVE	PDIP	Ν	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS181N3	OBSOLETE	PDIP	Ν	24		TBD	Call TI	Call TI
SN74LS181NE4	ACTIVE	PDIP	Ν	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74S181J	OBSOLETE	CDIP	J	24		TBD	Call TI	Call TI
SN74S181N	OBSOLETE	PDIP	Ν	24		TBD	Call TI	Call TI
SN74S181N3	OBSOLETE	PDIP	Ν	24		TBD	Call TI	Call TI
SNJ54LS181FK	ACTIVE	LCCC	FK	28	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS181J	ACTIVE	CDIP	J	24	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS181W	ACTIVE	CFP	W	24	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S181FK	ACTIVE	LCCC	FK	28	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S181J	ACTIVE	CDIP	J	24	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S181JT	OBSOLETE	CDIP	JT	24		TBD	Call TI	Level-NC-NC-NC
SNJ54S181W	ACTIVE	CFP	W	24	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MCDI004A - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL-IN-LINE PACKAGE

J (R-GDIP-T**)



- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE


24 LEADS SHOWN



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



MCFP007 - OCTOBER 1994



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

- D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
- E. Index point is provided on cap for terminal identification only.



MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



MPDI006B - SEPTEMBER 2001 - REVISED APRIL 2002

N (R-PDIP-T24)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-010



MPDI008 - OCTOBER 1994

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN



- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated