



ModelSim* - Intel® FPGA Edition Simulation Quick-Start

Intel® Quartus® Prime Standard Edition

Updated for Intel® Quartus® Prime Design Suite: **18.0**



Online Version

Send Feedback

UG-01102

ID: **683248**

Version: **2019.12.30**


Contents

1. ModelSim* - Intel® FPGA Edition Simulation Quick-Start (Intel® Quartus® Prime Standard Edition).....	3
1.1. Open the Example Design.....	4
1.2. Specify EDA Tool Settings.....	4
1.3. Launch Simulation from the Intel Quartus Prime Software.....	6
1.4. View Signal Waveforms.....	7
1.5. Add Signals to the Simulation.....	9
1.6. Rerun Simulation.....	10
1.7. Modify the Simulation Testbench.....	10
1.8. (Optional) Run Simulation at Command Line.....	11
2. ModelSim - Intel FPGA Edition Simulation Quick-Start Revision History.....	12

1. ModelSim* - Intel® FPGA Edition Simulation Quick-Start (Intel® Quartus® Prime Standard Edition)

This document demonstrates how to simulate an Intel® Quartus® Prime Standard Edition design in the ModelSim*-Intel FPGA Edition simulator. Design simulation verifies your design before device programming. The Intel Quartus Prime software generates simulation files for supported EDA simulators during design compilation.

Figure 1. ModelSim-Intel FPGA Edition



Design simulation involves generating setup scripts for your simulator, compiling simulation models, running the simulation, and viewing the results. The following steps describe this flow in detail:

1. [Open the Example Design](#) on page 4
2. [Specify EDA Tool Settings](#) on page 4
3. [Launch Simulation from the Intel Quartus Prime Software](#) on page 6
4. [View Signal Waveforms](#) on page 7
5. [Add Signals to the Simulation](#) on page 9

6. [Rerun Simulation](#) on page 10
7. [Modify the Simulation Testbench](#) on page 10
8. [\(Optional\) Run Simulation at Command Line](#) on page 11

1.1. Open the Example Design

The PLL_RAM example design includes Intel FPGA IP cores to demonstrate the basic simulation flow. Download the example design files and open the project in the Intel Quartus Prime software.

Note: This Quick-Start requires a basic understanding of hardware description language syntax and the Intel Quartus Prime design flow, as the [Intel Quartus Prime Standard Edition Foundation Online Training](#) describes.


1. Download and unzip the [Quartus_STD_LITE_PLL_RAM.zip](#) design example.
2. Launch the Intel Quartus Prime Standard Edition software.
3. To open the example design project, click **File > Open Project**, select the **pll_ram.qpf** project file, and then click **OK**.

1.2. Specify EDA Tool Settings

Specify EDA tool settings to generate simulation files for supported simulators.

1. In the Intel Quartus Prime software, click **Tools > Options > EDA Tool Options**.
2. To specify the location of your simulator for integration with the Intel Quartus Prime software, click **Tools > Options > EDA Tool Options**.

Figure 2. EDA Tool Options



3. In **ModelSim-Altera**, enter the ModelSim - Intel FPGA Edition executable path. Select the appropriate ModelSim - Intel FPGA Edition executable, rather than any other supported ModelSim software.
 - /intelFPGA_lite/<version>/modelsim_ase/win32aloem (Lite)
 - /intelFPGA/<version>/modelsim_ase/win32aloem (Standard)
4. Click **Assignments > Settings > EDA Tool Settings > Simulation**.

5. On the **Simulation** page, specify the following values for the options:

Option	Value
Tool name	ModelSim-Altera
Run gate-level simulation automatically after compilation	Disable checkbox
Format for output netlist	Verilog HDL
Map illegal VHDL characters	Disable checkbox
Enable glitch filtering	Disable checkbox
Generate Value Change Dump (VCD) file script	Disable checkbox

Figure 3. Simulation Options

Simulation

Specify options for generating output files for use with other EDA tools.

Tool name: ModelSim-Altera

☐ Run gate-level simulation automatically after compilation

EDA Netlist Writer settings

Format for output netlist: Verilog HDL Time scale: 1 ps

Output directory: simulation/modelsim

☐ Map illegal HDL characters ☐ Enable glitch filtering

Options for Power Estimation

☐ Generate Value Change Dump (VCD) file script [Script Settings...](#)

Design instance name:

[More EDA Netlist Writer Settings...](#)

NativeLink settings

☐ None

☒ Compile test bench: testbench_1 [Test Benches...](#)

☐ Use script to set up simulation:


☐ Script to compile test bench:

[More NativeLink Settings...](#) [Reset](#)

6. Under **NativeLink settings**, select the **Compile test bench** option, and then click the **Test Benches** button.

7. Click **New**. Specify `testbench_1` as the **Test bench name**, and `tb` as the **Top level module in test bench**.
8. Under **Test bench and simulation files**, enter or select the `testbench_1.v` file, click **Add**, and then click **OK**. The **Test Benches** dialog box displays the properties of the testbenches in your project.

Figure 4. Test Benches Dialog Box




9. In the **Test Benches** dialog box, click **OK**. In the **Settings** dialog box, click **OK**.

1.3. Launch Simulation from the Intel Quartus Prime Software

To generate and run the ModelSim-Intel FPGA Edition automation script from within the Intel Quartus Prime software, follow these steps:

1. To compile the design and generate the `.do` file, click **Processing > Start Compilation**. The Messages window indicates when compilation is complete.
2. Click **Tools > Run Simulation Tool > RTL Simulation**. The Intel Quartus Prime software launches the ModelSim - Intel FPGA Edition simulator and simulates the `testbench_1.v` file, according to your specifications in the **Simulation** settings. The ModelSim - Intel FPGA Edition GUI organizes the elements of your simulation in separate windows. The right side of the GUI displays the `testbench_1.v` file that defines the simulation.

Figure 5. ModelSim - Intel FPGA Edition GUI




1.4. View Signal Waveforms

Follow these steps to view signals in the testbench_1.v simulation waveform:


1. Click the **Wave** window. The simulation waveform ends at 4030 ns, as the testbench specifies. The **Wave** window lists the CLOCK, WE, OFFSET, RESET_N, and RD_DATA signals.

Figure 6. ModelSim - Intel FPGA Edition Wave Window



2. To view the signals in the top-level pll_ram.v design, click the **Sim** tab. The **Sim** window synchronizes with the **Objects** window.

Figure 7. ModelSim - Intel FPGA Edition Sim and Objects Windows



- To view the top-level module signals, expand the **tb** folder in the **Objects** tab. Similarly, expand the **Test1** folder. The **Objects** window displays the UP_module, DOWN_module, PLL_module, and RAM_module signals.
- In the **Sim** window, click a module under **Test1** to display the module's signals in the **Objects** window.
- View the simulation library files in the **Library** window.

Figure 8. ModelSim - Intel FPGA Edition Library Window




1.5. Add Signals to the Simulation

The CLOCK, WE, OFFSET, RESET_N, and RD_DATA signals automatically appear in the **Wave** window because the top-level design defines these I/O. In addition, you can optionally add internal signals to the simulation.

1. In the **Objects** window, locate the UP_module, DOWN_module, PLL_module, and RAM_module modules.
2. In the **Objects** window, select **RAM_module**. The module's inputs and outputs display.

Figure 9. Add Signals To Wave Window



- To add the internal signals between the down-counter and dual-port RAM module, right-click **rdaddress** and then click **Add Wave**.
- To add the internal signals between the up-counter and dual-port RAM module, right-click **wrdaddress** and then click **Add Wave**. Alternatively, you can drag and drop these signals from the **Objects** window to the **Wave** window.
- To generate the waveforms for the new signals you add, click **Simulate > Run > Continue**.

1.6. Rerun Simulation

You must rerun the simulation if you make changes to the simulation setup, such as adding signals to the **Wave** window, or modifying the `testbench_1.v` file. Follow these steps to rerun simulation:

- In the ModelSim - Intel FPGA Edition simulator, click **Simulate > Restart**. Retain the default options and click **OK**. These options clear the waveforms and restart the simulation time, while retaining the necessary signals and settings.
- Click **Simulate > Run > Run -all**. The `testbench_1.v` file simulates according to the testbench specifications. To continue simulation, click **Simulate > Run > Continue**. This command continues the simulation until you click the **Stop** button.

1.7. Modify the Simulation Testbench

The `testbench_1.v` example testbench tests only a specific set of conditions and test cases. You can manually edit the `testbench_1.v` file in the ModelSim - Intel FPGA Edition simulator to test other cases and conditions:

- Open the `testbench_1.v` file in the ModelSim - Intel FPGA Edition simulator.
- Right-click in the `testbench_1.v` file to confirm that the file is not set to **Read Only**.
- Enter and save any additional testbench parameters in the `testbench_1.v` file.
- To generate the waveforms for a testbench that you modify, click **Simulate > Restart**.
- Click **Simulate > Run > Run -all**.

1.8. (Optional) Run Simulation at Command Line

Follow these steps to generate a .do file that runs the ModelSim - Intel FPGA Edition simulator from the command line.

1. To open the example design project, click **File > Open Project**, select the **pll_ram.qpf** project file, and then click **OK**. The project opens in the Intel Quartus Prime GUI.
2. Click **Assignments > Settings > EDA Tool Settings > Simulation > More NativeLink Settings**.
3. Enable **Generate third-party EDA tool command scripts without running the EDA tool**, and then click **OK**. In the **Settings** dialog box, click **OK**.
4. To compile the design and generate the .do file, click **Processing > Start Compilation**.
5. Click **Tools > Run Simulation Tool > RTL Simulation**. The Intel Quartus Prime software generates the `PLL_RAM_run_msim_rtl_verilog.do` file that defines the compilation and simulation instructions for the ModelSim - Intel FPGA Edition simulator in the `/simulation/modelsim/` directory in your project.
6. In the ModelSim - Intel FPGA Edition software, open the `PLL_RAM_run_msim_rtl_verilog.do` file. This file contains all the commands and library inclusions the simulation requires.
7. In the Transcript window (**View > Transcript**), type the following command and press Enter:

```
do PLL_RAM_run_msim_rtl_verilog.do
```

The ModelSim - Intel FPGA Edition simulator runs compilation and simulation, as the .do file specifies.

2. ModelSim - Intel FPGA Edition Simulation Quick-Start Revision History

Document Version	Intel Quartus Prime Version	Changes
2019.12.30	18.0	<ul style="list-style-type: none">Updated link to design example files.
2018.09.25	18.0	Corrected syntax errors in mentor_example.do Script.
2018.05.07	18.0	Removed unnecessary step from <i>Run Simulation at Command Line</i> procedure.
2017.07.15	17.1	Initial release.